PATENT ABSTRACTS OF JAPAN

(11) Publication number :

03-269628

(43) Date of publication of application: 02.12.1991

(51) Int. Cl.

G06F 9/38

(21) Application number : 02-068114

(71) Applicant : FUJITSU LTD

PFU LTD

(22) Date of filing:

20, 03, 1990

(72) Inventor:

FUJIOKA SHUNTARO


IKEDA KAZUHIKO

(54) EXCEPTION PROCESSING SYSTEM

(57) Abstract:

PURPOSE: To increase processing speed by generating an access error signal via an address conversion means at occurrence of an access exception saving the contents stored in a memory access queue constitution, and at the same time restoring the saved contents after the access exception is processed.

CONSTITUTION: When an access exception occurs, an access error signal is outputted from an error signal output means 17a and the contents of a register scoreboard 14 are cleared. At the same time, the contents of a memory access key constitution means 16 are saved to a memory access save key constitution means 18. Then the means 16 is cleared and the contents saved to the means 18 are restored in the means 16 after the access exception is processed. Thus the queue to be executed when the exception is processed again is



returned to its original place. As a result, the thrust-off control is attained to plural memory access instructions and the overlapped execution is secured between a memory access instruction and its following arithmetic instruction.

LEGAL STATUS

[Date of request for examination]